{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"unit-5    5. Timing Control in Verilog\" src=\"https://visualhub.fxcams.in/videos/embed/fff46841-d463-4509-95e8-4fea13e0a3da\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"unit-5    5. Timing Control in Verilog","author_name":"21EC6601- VLSI DESIGN","author_url":"https://visualhub.fxcams.in/video-channels/21ec6601_vlsidesign","provider_name":"PeerTube","provider_url":"https://visualhub.fxcams.in","thumbnail_url":"https://visualhub.fxcams.in/lazy-static/previews/7b83ac60-de99-4bb9-9d73-72b7f150edf9.jpg","thumbnail_width":850,"thumbnail_height":480}