{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"21EC6807-Unit V FPGA Interconnect Routing Procedures\" src=\"https://visualhub.fxcams.in/videos/embed/a2f68081-314f-44be-bd80-4b19e91cee8b\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"21EC6807-Unit V FPGA Interconnect Routing Procedures","author_name":"Main aandal_francisxavier.ac.in channel","author_url":"https://visualhub.fxcams.in/video-channels/aandal_francisxavier.ac.in_channel","provider_name":"PeerTube","provider_url":"https://visualhub.fxcams.in","thumbnail_url":"https://visualhub.fxcams.in/lazy-static/previews/7ad588ab-e17e-403e-af11-25321125ebab.jpg","thumbnail_width":850,"thumbnail_height":480}