{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"unit-5,     6. Conditional Statements in Verilog\" src=\"https://visualhub.fxcams.in/videos/embed/916b5163-e997-4668-81a1-7b8bc9fe3132\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"unit-5,     6. Conditional Statements in Verilog","author_name":"21EC6601- VLSI DESIGN","author_url":"https://visualhub.fxcams.in/video-channels/21ec6601_vlsidesign","provider_name":"PeerTube","provider_url":"https://visualhub.fxcams.in","thumbnail_url":"https://visualhub.fxcams.in/lazy-static/previews/53128331-678c-4c0a-a4b1-5f025e32ff2c.jpg","thumbnail_width":850,"thumbnail_height":480}