{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"unit-5,    8.  Loop Statements\" src=\"https://visualhub.fxcams.in/videos/embed/674b5d13-c6ce-49a4-b56d-357a566294e1\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"unit-5,    8.  Loop Statements","author_name":"21EC6601- VLSI DESIGN","author_url":"https://visualhub.fxcams.in/video-channels/21ec6601_vlsidesign","provider_name":"PeerTube","provider_url":"https://visualhub.fxcams.in","thumbnail_url":"https://visualhub.fxcams.in/lazy-static/previews/1f92effc-35e1-4bcb-8ec9-552438de34f9.jpg","thumbnail_width":850,"thumbnail_height":480}