{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"UNIT-5,   10. Gate Level Modeling\" src=\"https://visualhub.fxcams.in/videos/embed/43512a15-85f1-494d-a3fc-c7a2580c3960\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"UNIT-5,   10. Gate Level Modeling","author_name":"21EC6601- VLSI DESIGN","author_url":"https://visualhub.fxcams.in/video-channels/21ec6601_vlsidesign","provider_name":"PeerTube","provider_url":"https://visualhub.fxcams.in","thumbnail_url":"https://visualhub.fxcams.in/lazy-static/previews/8e2e80ae-ef78-4048-ab34-0f35ecd5be22.jpg","thumbnail_width":850,"thumbnail_height":480}