{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"UNIT-5,    3. Datatypes in Verilog\" src=\"https://visualhub.fxcams.in/videos/embed/2c8256dc-cc16-4038-b4f2-69435ee65fdc\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"UNIT-5,    3. Datatypes in Verilog","author_name":"21EC6601- VLSI DESIGN","author_url":"https://visualhub.fxcams.in/video-channels/21ec6601_vlsidesign","provider_name":"PeerTube","provider_url":"https://visualhub.fxcams.in","thumbnail_url":"https://visualhub.fxcams.in/lazy-static/previews/1b03a229-8761-4382-a0fa-1f1a30ced542.jpg","thumbnail_width":850,"thumbnail_height":480}